

INTERNATIONAL JOURNAL FOR ENGINEERING APPLICATIONS AND TECHNOLOGY

Performance comparison of ripple carry array and carry save array multiplier using clock signal

Prof. Umesh S. Jawarkar, Mrunal B.Chauhan, Neeraj.R.Rathi

Prof., Jawaharlal Darda Institute of Engineering and Technology, Maharashtra, India, umesh_jaw11@rediffmail.com Student, Jawaharlal Darda Institute of Engineering and Technology, Maharashtra, India, mrunal.chauhan91@gmail.com Student, Jawaharlal Darda Institute of Engineering and Technology, Maharashtra, India neeraj.rathi91@gmail.com

Abstract

This paper is on study and developing an Efficient Fast and Low Power Multiplier. Multiplier being core part of arithmetic processing unit they are in high demand on its speed and low power consumption. Also they require more hardware resources and processing time than addition and subtraction. The design emphasis seems to be shifted from optimizing conventional delay time area size to minimizing power dissipation while maintaining high performance. As power, area and delay and complexity are important considerations for VLSI design a comparative performance analysis may act as a direction finder for low power requirement and high speed using algorithms for multiplier design that are proposed for fast multiplication.

Index Terms: Reduction process, different arrays, multipliers, clocked multiplier with display screens using VLSI.

1. INTRODUCTION

With the growing scale of integration, large numbers of sophisticated signal processing systems are being implemented on a VLSI chip. While performance and Area are the two major design approaches, power consumption has become a critical concern in today's VLSI system design. The need for low-power VLSI system came from two main forces. One, with the steady growth of operating frequency and processing capacity per chip, large currents need to be delivered and heat due to large power consumption must be removed by proper cooling techniques. The other one, battery life in portable electronic devices is restricted. Low power design directly leads to chronic operation time in these portable devices. Multiplication is an essential operation in optimising algorithms which process signals. Multipliers have larger area, more latency and consume acceptable power. Therefore low-power multiplier design is necessary part in low power VLSI system design. At technology, physical, circuit and logic levels extensive work on low-power multipliers has been done. Multiplier being the slowest element in the system, the system's performance is generally determined by the performance of the multiplier. Moreover the area consumption is maximum. Therefore, optimization of the speed and area of the multiplier is the most important task.

II. RESEARCH APPROACH

The main objective of our project is to study and develop an Efficient Fast and Low Power Multiplier. To achieve this we had to go for faster and low power factor optimization. As we know that the fundamental building block of a multiplier is

http://www.ijfeat.org

ADDER circuit. Therefore we focus into The ADDERS first. We have studied the area occupied and the time delay required by different adders and concluded a proper relation between time and area complexity of all the adders under consideration.

III. MULTIPLICATION PROCESS AND REDUCTION OF PARTIAL PRODUCT

Multiplication consists of three steps: generating partial products (PPG), reducing partial products (PPR), and at last carry-propagate addition (CPA). Different multiplication algorithms vary in the implementation of PPG, PPR, and CPA

Step 1: Generation of Partial products

The first step is similar to normal binary multiplication used by us. This step will generate Partial products (PPs).



FIG 1: 4 Bit Multiplication Partial Product

Step 2: Reduction Stages:

Now the generated partial products are added using 'Half adders' and 'Full adders'. Following guide lines are to be followed in the addition process.



FIG 2: Use of Full Adders and Half Adders for Reduction of PPs



FIG 3: Second Level Of Reduction

IV. THE ADDERS

Addition serves as a building block for synthesis all other arithmetic operations. The binary adder structures become a very critical hardware unit after regarding the efficient implementation of an arithmetic unit. In this paper, qualitative evaluations of different binary adder architectures are studied. We have studied VHDL (Hardware Description Language) code for Ripple-carry adder and Carry-select adder to emphasize the common performance properties belonging to them. Considering delay, area complexity, we can categorize the binary adder architectures. The first class consists of the very slow ripple-carry adder with the smallest area. In the second class, carry-select adders with different levels have small area requirements and short computation times.

http://www.ijfeat.org

Ripple Carry Adders (RCA):



FIG 4: A 4-bit Ripple Carry Adder

The very well-known adder, ripple carry adder is composed by cascading full adders to make n-bit adder, as shown in figure4. It is made by cascading full adder blocks serially. The carry output of first stage is directly fed to the carryinput of the next stage. For an n-bit parallel adder it requires n full adders. But the disadvantage with this kind of adder is that it is not very efficient when large bit numbers are used and it also increases delay.

Carry Select Adders (CSLA):

In Carry select adder scheme, blocks of bits are added in two ways: one assuming a carry-in of 0 and the other with a carry-in of 1.This results in two recomputed sum and carryout signal pair (**s0i-1:k**, **c0i**; **s1i-1:k**, **c1i**), later as the block's true carry-in (**ck**) becomes known, the correct signal pairs are selected. Generally multiplexers are used to propagate carries.

□ Because of multiplexer's larger area is required.

□ Have a lesser delay than Ripple Carry Adders (half delay of RCA).

 \Box As a result we always prefer Carry Select Adder while working with smaller no of bits.



FIG 5: A Carry Select Adder with 1 Level Using n/2 Bit-RCA

ANALYSIS OF ADDERS

Here we are comparing 2 different adders *Ripple Carry Adders, Carry Select Adders.* The basic purpose of our paper was to know the least delay and area required between different adders which will give us a clear picture of which adder suits best in design process of the low power array multiplier.

1. Considering the *circuit area complexity* in the adder architectures, the *ripple-carry adder* (RCA) is the most efficient one.

2. Considering the *circuit delay time*, *Carry Select* Adder (CSLA) is the fastest one for every n-bit length, so has the shortest delay.

V. ARRAY MULTIPLIERS:

Conventional linear array multipliers consist of rows of carry save adders (CSA).In a linear array multiplier, as the data propagates down the array, one additional partial redundant is added by each row of CSA's. Hence we can conclude that the delay of an array multiplier is only dependent on depth of the array, and is not dependent on the partial product width. These linear array multipliers are also regular, comprising of replicated row of CSA's, their high performance and regular structure have made the use of array multipliers of VLSI

http://www.ijfeat.org

math co-processors and special purpose DSP chips in large area.



FIG 6: Array Multiplier

VI. RIPPLE CARRY MULTIPLIER



FIG 7: Ripple Carry Array Multiplier

The maximum delay is the path from either LSB input to the MSB of the product, and is the same (ignoring routing) regardless of the path taken. The delay is approximately 2n. This basic structure is simple to construct in FPGAs, but does not use logic efficiently in many FPGAs, and is hence larger and slower than application.

VII. CARRY SAVE ARRAY MULTIPLIERS:

http://www.ijfeat.org

(C) International Journal For Engineering Applications and Technology [43-48]

We can use Carry save adder for adding each group of partial product terms instead of using Ripple carry adder (RCA), because RCA is the slowest adder among all other adders available. Figure 8 shows structure of carry save array multiplier to add each group of partial products in paralleled way. The algorithm for process of multiplication is the same. The only difference in them is the process of performing addition of final addition and partial products. Figure below shows the working of the multipliers while dealing continuous systems. When we apply clock to the same system, the change in output takes place.



FIG 8: Carry save Array Multiplier

VIII. CLOCKED CARRY SAVE ARRAY MULTIPLIER:

FIG 9: Timing Response

ayı	6	E Design Uve_ +		array4 Projec	t Status (09)	17/2013 - 11:4	(3:29)		
Wer: @ ∰ Indecenta M Smula Hearchy Hearchy ■ MOCK ■ 0 xx30246pg08 ■ 0 xx30246pg08 ■ 0 xx30246pg08 ■ 0 xx30246pg08	-	- 108 Mo	Perject File PGC/Ltite Hodde hame: array4 Target Device: wick5-dp008 Product Version: SE 12.1 Design Goal: Skinced Design Startege: Win: (lefuk)Linkstell Environment: Scitem Scitema		Parser Errors: Implementation State: •Errors: •Warnings: •Routing Results: •Timing Constraints: •Final Timing Score:		No Errors	to Errors Paced and Routed No Errors 41/Jaminas (Errors, Differed) Al Sarah Consister's Routed Al Constants Wet 0 Cimma Report	
							Placed and		
	4	Pin_					No Errors		
	0	Co E - Stat E Errors and - Pars - Syn - Syn					4 Warning		
	2						Al Sizvals		
	\$8						Al Constra		
	M						e 🕴 O (Emna)		
		Ma_ Plac_	Busice Hillington Commune						
		Tim_	Logic Utilization		Used	Available	Utilization	Note(s)	
A) No Decrease Durning		AIL	AIL Number of Size Pip Floos			1,536	25		
(inclusion and	1	Detailed Re Syn* Design Properties Enable Me Optional Design S Show Cloc Show Failin	Number of 4 input LUTs		20	1,536	1%		
Processes: array4 - Behavioral			Number of occupied Slices		31	768	45		
B Design Utilities			Number of Slices containing only related logic		31	31	100%	1	
Image: Synthesize - XST Image: Synthesize - XST <td< td=""><td></td><td colspan="2">Number of Slices containing unrelated logic</td><td>0</td><td>tt</td><td>0%</td><td></td></td<>			Number of Slices containing unrelated logic		0	tt	0%		
			Total Number of 4 input LUTs		20	1,536	1%		
			Number of bonded 1086		17	124	13%		
		- Show Warn_	108 Flip Flops		1				
		- D Show Errors	Number of BUFGMUIs	1	8	12%			
			Average Panout of No	2.13					
Start 🔩 Design 🚺 Files ()	Σ	Design Summary (D	npiemented)	aray6.	vhd	0			
and a later of the second s									

FIG 10: Area Response

The fig above shows the timing report and area report of the clocked array multiplier. The simulated design is as shown in FIG 11.

\Sigma File Edit View Project Sourc	Proces	s Tools	Window	Layout	Help	- 8 X
🗋 🌶 🗟 🕼 😓 🕺 🖄 🗋 🖄	(10 0	al so	8.8	8 🖉 /	🗟 🏹 🗟 🗄 🖬 🗣 🥬 🕨 🗵 📌 💡	
Design ↔ □ &		Errors ar	Stat ^ Id Pars	clk	BUFGP 40	*
Hierarchy	0		Syn Tra	Asynch:	ronous Control Signals Information:	
B C B array4 - Behavior	¢ ■		Plac Tim	No asyn	nchronous control signals found in this design	
ê	38		Bitg All L.	Timing	Summary:	
2	A	Detailed	Re	Speed (Srade: -4	
			Syn = Tra Ma Plac Post	Min: Min: Max: Max:	<pre>imum period: 3.975ns (Maximum Frequency: 251.572MHz) imum input arrival time before clock: 4.116ns imum output required time after clock: 7.155ns imum combinarional park delay: No park Found</pre>	
No Processes Running			Pow	noa.	num compriseronal pach delay, no pach round	
Processes: array4 - Behavioral		Seconda	ny _ T	Timing All vai	Detail: ues displayed in nanoseconds (ns)	
B. Q. Synthesize - XST B. Q. Implement Design Configure Target Device		– Partition – Final Rep – Devi ⊕ Parti	rRe port ce	Timing Clock Tota	constraint: Default period analysis for Clock 'clk' k period: 3.975ns (frequency: 251.572MHz) L number of paths / destination ports: 64 / 28	=
🦳 🤐 🛛 Analyze Design Using C.			lloc Asy	Delay: Sour	3.975ms (Levels of Logic = 1) ce: fa31/carry (FF)	
Start Rt Daving Daving	1 2	Derim S) mmary (b	1 Internet	arravé vind	<u>+</u>
Control of		beaging	oniniary (a	ipicii ci iacoj		
Total time: 1 secs						A 0 0 1
Process "Generate Post-P)	ace & F	loute Si	tatic T	iming"	completed successfully	



FIG 11: Simulated design

Comparing various multipliers with respect to area and delay we come to the conclusion that has been noted down in table as follows:

	Ripple Carry Array mul.	Carry select Adder mul.	Clocked mul.
Area	31 LUTS	33 LUTS	20 LUTS
Delay	20.378ns	17.431ns	7.165ns

IX. CONCLUSION:

After comparing various multipliers we found that the fastest and most efficient array multiplier is clocked carry save array multiplier with lowest area required.

http://www.ijfeat.org

X. REFERENCES:

1. Fayed A and M. A. Bayoumi, "A novel architecture for low-power design of parallel multipliers," in Proc. IEEE Comput. Soc. Annu Workshop VLSI, Apr. 2001, pp. 149– 154.

2. 'A new design for array multiplier with trade off in power and area'- Nislukalla Ravi, T.Jayachandra Prasad, T. SubhaRao, 30 Nov 2011. 3. T.-B. Juang and S.-F. Hsiao, "Low-power carry-free fixed-width multipliers with low-cost compensation circuit," IEEE Trans. Circuits Syst.II, Analog Digit. Signal Process. vol. 52, no. 6, pp. 299–303, Jun. 2005

4.N. Honarmand and A. A. Kusha, "Low power minimization combinational multipliers using data-driven signal gating," in Proc. IEEE Int. Conf. Asia-Pacific Circuits Syst., Dec. 2006, pp. 1430–1433.

5. www.researchgate.net

6. www.ijettjournal.org



Umesh S. Jawarkar Amravati, 12 Dec 1986. Completed full time Bachelor of Engineering (Electronics and Tele. Engg.)P.R.M.I.T.&R Badnera, Maharashtra, Amaravati University.Pursuing M.Tech (VLSI) V.I.S.T Bhongir,Hvderabad,Andhra pradesh, JNTU



Mrunal B. Chauhan Yavatmal 29 November 1991 pursuing full time Bachelor of Engineering (Electronics and Tele. Engg.) J.D.I.E.T. Yavatmal, Maharashtra, Amravati University.



Neeraj R. Rathi Yavatmal 17 March 1991 pursuing full time Bachelor of Engineering (Electronics and Tele. Engg.) J.D.I.E.T. Yavatmal, Maharashtra, Amravati University

http://www.ijfeat.org